Printed Page:-04		nga, M	ot Ca	Ma.	D	FC4	ገለቦ	2					
Printe	ea Paş	age:-04 Subje Roll. I		)ae:	- Б	EC	<b>J4</b> U	3					
													ĺ
NO	IDA I	. INSTITUTE OF ENGINEERING AND T	ECH	NO	L(	GY	<u>', G</u>	RE	ATE	R N	10II	 )A	J
		(An Autonomous Institute Affiliated					-						
		B.Tech (ECE-Working P											
		SEM: II - THEORY EXAMINAT					025	5)					
Tim	0. 3 L	Subject: CMOS Digital Inter	grate	ed C	irc	uit			Mov	M	orks	: <b>10</b> 0	
		nstructions:							wax	• 141	ai NS	. 100	,
		fy that you have received the question paper w	ith th	he c	orr	ect c	cou	rse,	code,	br	anch	etc.	
		estion paper comprises of three Sections -A, I											
		(MCQ's) & Subjective type questions.											
		m marks for each question are indicated on ri	_			de o	f ec	ach g	juest	ion.			
		e your answers with neat sketches wherever no suitable data if necessary.	ecess	ary.	•								
		bly, write the answers in sequential order.											
·		t should be left blank. Any written material aft	er a l	blar	ık s	heet	wi	ll no	t be				
evalua	ited/ci	checked.											
<b>SECT</b>	<u>'ION-</u>	<u>N-A</u>										20	)
1. Atte	empt a	all parts:-											
1-a.	W	What is voltage condition in Linear region of r	ı-type	e of	M	OSF	ET	? (C	O1, I	<b>(1)</b>		1	-
	(a)	VGS>VTH											
	(b)	VGS <vth< td=""><td>1)</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></vth<>	1)										
	(c)	VGS=VTH											
	(d)	VGS =0											
1-b.	W	What is the name of MOSFET with n-channel	? (CC	<b>)</b> 1, ]	K2)	)						1	
	(a)	PMOS											
	(b)	NMOS											
	(c)	CMOS											
	(d)												
1-c.	W	Which device has one input and many outputs	? (CC	)2,k	(2)							1	
	(a)	Multiplexer											
	(b)	Demultiplexer											
	(c)	Counter											
	(d)	Flip flop											
1-d.		In CMOS circuits, which type of power dissip ransient current and charging & discharging o								_	f	1	
	(a)	Static dissipation											
	(b)	•											

	(c)	Both a and b					
	(d)	None of the above					
1-e.	The truth table for an S-R flip-flop has how many valid entries? (CO3,K2)						
	(a)	1					
	(b)	2					
	(c)	3					
	(d)	4					
1-f.	A	A full adder can be made out of (CO3,K6)	1				
	(a)	Two half adders					
	(b)	Two half adders and a OR gate					
	(c)	Two half adders and a NOT gate					
	(d)	Three half adders					
1-g.	The output of domino CMOS gate is low at the beginning of (CO4, K4)						
	(a)	Precharge Phase					
	(b)	Evaluation Phase					
	(c)	Dynamic Phase					
	(d)	Static Phase					
1-h.	In pseudo-NMOS circuit, PMOS transistor is not driven by any signals, it is always (CO4, K2)						
	(a)	On					
	(b)	Off					
	(c)	In cut-off region					
	(d)	In breakdown region					
1-i.		Delay between the shortest path and the longest path in the clock is called (CO5,K2)	1				
	(a)	Global skew.					
	(b)	Useful skew.					
	(c)	Local skew.					
	(d)	Slack.					
1-j.	Which among the following operation/s is/are executed in physical design or layout synthesis stage? (CO5,K1)						
	(a)	Placement of logic functions in optimized circuit in target chip					
	(b)	Interconnection of components in the chip					
	(c)	Both a and b					
	(d)	None of the above					
2. Att	empt	all parts:-					
2.a.	E	Explain threshold voltage of a MOSFET. (CO1,K2)	2				

2.b.	Differentiate the enhancement-type and depletion-type MOSFET. (CO2,K2)	2
2.c.	Explain working of CMOS Half adder with the help of a neat diagram. (CO3,K3)	2
2.d.	Write two major disadvantges of Pseudo-NMOS logic. (CO4,K2)	2
2.e.	What do you understand by Floorplanning? (CO5,K2)	2
<b>SECTI</b>	ON-B	30
3. Ansv	ver any <u>five</u> of the following:-	
3.a.	Derive the expression for maximum depletion region depth when MOS capacitor is in inversion region and also mention the polarity of externally applied voltage to it. (CO1,K5)	6
3.b.	What do you mean by MOSFT capacitance and explain different types of MOS capacitances? (CO1,K2)	6
3.c.	Derive the expression for dynamic power dissipation in CMOS inverter. (CO2,K4)	6
3.d.	What do you mean by noise margin? How a greater noise margin helps in reducing the external noise effects in digital circuits? (CO2,K2)	6
3.e.	Draw the CMOS implementation of $Y = [(A.D+B)C+E]'(CO3,K6)$	6
3.f.	What is pass transistor? Explain how it passes Logic '0' and Logic '1'. (CO4, K2)	6
3.g.	Explain in brief the Power routing. (CO5,K2)	6
<b>SECTI</b>	ON-C	50
4. Ansv	ver any <u>one</u> of the following:-	
4-a.	Explain in detail with neat diagram (i) Drain induced barrier lowering (DIBL) (ii) Career velocity saturation.(CO1,K2)	10
4-b.	Derive the expression for drain current in linear region of MOSFET. (CO1,K5)	10
5. Ansv	ver any one of the following:-	
5-a.	Draw and explain the voltage transfer characteristics (VTC) of CMOS inverter. (CO2, K2)	10
5-b.	Discuss the transient analysis of CMOS inverter and explain the followings parameters in brief. (i) Propagation delay (ii) fall time (iii) rise time. (CO2, K2)	10
6. Ansv	ver any <u>one</u> of the following:-	
6-a.	Explain Clocked CMOS SR Latch based on NAND gate in detail. Verify It's truth table. (CO3, K2)	10
6-b.	Implement CMOS full adder and explain its working. Write output equations for sum and carry outputs. (CO3, K5)	10
7. Ansv	ver any <u>one</u> of the following:-	
7-a.	Implement the 2-input NOR gate using static CMOS and dynamic CMOS logic. (CO4,K6)	10
7-b.	Explain Cascading problem in dynamic CMOS logic and how it is removed? (CO4,K2)	10

- 8. Answer any one of the following:-
- 8-a. Compare SRAM and DRAM in terms of cell design, speed, power, density, and applications. (CO5,K2)
- 8-b. What is Placement?Write any of the placement algorithm and explain it's goals and objectives. (CO5,K2)

